



TE0725LP Test Board

Revision v.9

Exported on 2022-08-31

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/TE0725LP+Test+Board>

1 Table of Contents

1	Table of Contents	2
2	Table of Figures	4
3	Table of Tables	5
4	Overview	6
4.1	Key Features	6
4.2	Revision History	6
4.3	Release Notes and Know Issues	7
4.4	Requirements	7
4.4.1	Software	7
4.4.2	Hardware	7
4.5	Content	9
4.5.1	Design Sources	9
4.5.2	Additional Sources	9
4.5.3	Prebuilt	10
4.5.4	Download	10
5	Design Flow	11
6	Launch	13
6.1	Programming	13
6.1.1	Get prebuilt boot binaries	13
6.1.2	QSPI	13
6.1.3	SD	13
6.1.4	JTAG	13
6.2	Usage	14
6.2.1	UART	14
7	System Design - Vivado	15
7.1	Block Design	15
7.2	Constrains	15
7.2.1	Basic module constrains	15
7.2.2	Design specific constrain	16
8	Software Design - Vitis	17
8.1	Application	17
8.1.1	Template location: ./sw_lib/sw_apps/	17
8.1.2	hello_te0725	17
9	Additional Software	18
10	Appx. A: Change History and Legal Notices	19
10.1	Document Change History	19
10.2	Legal Notices	19
10.3	Data Privacy	19
10.4	Document Warranty	19
10.5	Limitation of Liability	20

10.6	Copyright Notice	20
10.7	Technology Licenses.....	20
10.8	Environmental Protection	20
10.9	REACH, RoHS and WEEE	20

2 Table of Figures

3 Table of Tables

Table 1: Design Revision History	6
Table 2: Known Issues.....	7
Table 3: Software	7
Table 4: Hardware Modules.....	7
Table 5: Hardware Carrier.....	8
Table 6: Additional Hardware.....	9
Table 7: Design sources	9
Table 8: Additional design sources	9
Table 9: Prebuilt files (only on ZIP with prebuilt content)	10
Table 10: Document change history.	19

4 Overview

MicroBlaze Design with Hello TE0725 example in endless loop.

Refer to <http://trenz.org/te0725LP-info> for the current online version of this manual and other available documentation.

4.1 Key Features

- Vitis/Vivado 2019.2
- MicroBlaze
- QSPI
- I2C
- UART

4.2 Revision History

Date	Viva do	Project Built	Authors	Description
2020-04-20	2019.2	TE0725LP-test_board_noprebuilt-vivado_2019.2-build_10_20200420093012.zip TE0725LP-test_board-vivado_2019.2-build_10_20200420092959.zip	John Hartfiel	<ul style="list-style-type: none"> • 2019.2 update
2019-11-19	2018.2	TE0725LP-test_board_noprebuilt-vivado_2018.2-build_04_20191119080754.zip TE0725LP-test_board-vivado_2018.2-build_04_20191119080742.zip	John Hartfiel	<ul style="list-style-type: none"> • bugfix board part files clk settings
2018-08-16	2018.2	TE0725LP-test_board-vivado_2018.2-build_02_20180816093341.zip TE0725LP-test_board_noprebuilt-vivado_2018.2-build_02_20180816093354.zip	John Hartfiel	<ul style="list-style-type: none"> • 2018.2 update
2018-03-19	2017.4	TE0725LP-test_board-vivado_2017.4-build_07_20180319162005.zip TE0725LP-test_board_noprebuilt-	John Hartfiel	<ul style="list-style-type: none"> • initial release

Date	Vivado	Project Built	Authors	Description
		vivado_2017.4-build_07_20180319162259.zip		

Table 1: Design Revision History

4.3 Release Notes and Known Issues

Issues	Description	Workaround	To be fixed version
No known issues	---	---	---

Table 2: Known Issues

4.4 Requirements

4.4.1 Software

Software	Version	Note
Vitis	2019.2	needed, Vivado is included into Vitis installation

Table 3: Software

4.4.2 Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files).¹

Complete List is available on <design name>/board_files/*_board_files.csv

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EMC	Others	Notes
TE0725LP-01-100-2C	100	REV01	NA	32MB	NA	NA	3.3V Input Voltage

¹ <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EMMC	Others	Notes
TE0725LP-01-100-2D	100	REV01	NA	32MB	NA	NA	1.8V Input Voltage
TE0725LP-01-100-2L	100	REV01	NA	32MB	NA	NA	1.8V Input Voltage
TE0725LP-01-100-2I	100_2i	REV01	NA	32MB	NA	NA	1.8V Input Voltage
TE0725LP-01-72C-1	100	REV01	NA	32MB	NA	NA	3.3V Input Voltage
TE0725LP-01-72C-1T	100	REV01	NA	32MB	NA	NA	1.8V Input Voltage
TE0725LP-01-72I-1T	100_2i	REV01	NA	32MB	NA	NA	1.8V Input Voltage
TE0725LP-01-72C-1U	100	REV01	NA	32MB	NA	NA	1.8V Input Voltage
TE0725LP-01-72C-1H	100	REV01	NA	32MB	NA	with hyperflash	3.3V Input Voltage

Table 4: Hardware Modules

Design supports following carriers:

Carrier Model	Notes

Table 5: Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes
TE0790 JTAG Programmer	Important: Depending on assembly version, it's not possible to supply module via TE0790. If it's possible, it's not recommended to use TE0790 for power supply(TE0790 TRM ²)
External power supply	3.3V or 1.8V depending on assembly variant

Table 6: Additional Hardware

4.5 Content

For general structure and of the reference design, see [Project Delivery - Xilinx devices](#)³

4.5.1 Design Sources

Type	Location	Notes
Vivado	<design name>/ block_design <design name>/ constraints <design name>/ip_lib	Vivado Project will be generated by TE Scripts
Vitis	<design name>/sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation

Table 7: Design sources

4.5.2 Additional Sources

Type	Location	Notes
--	--	--

Table 8: Additional design sources

² <https://wiki.trenz-electronic.de/display/PD/TE0790+TRM#TE0790TRM-PowerandPower-OnSequence>

³ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

4.5.3 Prebuilt

File	File-Extension	Description
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Hardware-Platform-Specification-Files	*.xsa	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
MCS-File	*.mcs	Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only)
MMI-File	*.mmi	File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

Table 9: Prebuilt files (only on ZIP with prebuilt content)

4.5.4 Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0725LP "Test Board" Reference Design](https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/3.5x7.3/TE0725LP/Reference_Design/2019.2/test_board)⁴

⁴ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/3.5x7.3/TE0725LP/Reference_Design/2019.2/test_board

5 Design Flow

! Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.


See also:

- [Xilinx Development Tools](#)⁵
- [Vivado Projects - TE Reference Design](#)⁶
- [Project Delivery - Xilinx devices](#)⁷

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also be executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)⁸

1. _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:



```

C:\WINDOWS\system32\cmd.exe
B:\Design\cores\2017.4\design\TE0725\test_board>setlocal
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: B:\Design\cores\2017.4\design\TE0725\test_board\
-----TE Reference Design-----
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (x) Exit Batch (nothing is done!)
-- (0) Create minimum setup of CMD-Files and exit Batch
-- (1) Create maximum setup of CMD-Files and exit Batch
-----
Select (ex.: '0' for min setup):
  
```

2. Press 0 and enter to start "Module Selection Guide"
3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x: \<design name>)
4. Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process)
 - a. (optional for manual changes) Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_gui mode.cmd"

Note: Select correct one, see also [TE Board Part Files](#)⁹
5. Create XSA and export to prebuilt folder
 - a. Run on Vivado TCL: TE::hw_build_design -export_prebuilt

Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
6. Generate Programming Files with Vitis

⁵ <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftware-BasicUserGuides>

⁶ <https://wiki.trenz-electronic.de/display/PD/Vivado+Projects+-+TE+Reference+Design>

⁷ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

⁸ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices#ProjectDeliveryXilinxdevices-Currentlylimitationsoffunctionality>


⁹ <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

- a. Run on Vivado TCL: TE::sw_run_vitis -all
Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv"
App from Firmware folder will be add into BlockRAM. If you add other app, you must select *.elf manually on Vivado
 - b. (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_vitis
Note: TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)¹⁰
7. Copy Application (hello_te0711.elf) into \firmware\microblaze_0\
 8. Regenerate Design:
 - a. Run on Vivado TCL: TE::hw_build_design -export_prebuilt
Note: App from Firmware folder will be add into BlockRAM. If you add other app, you must select *.elf manually on Vivado
 - b. (alternative) Use SDK or Vivado to update generate Bitfile with new Application and regenerate mcs manually.

¹⁰ <https://wiki.trenz-electronic.de/display/PD/Vitis>

6 Launch

6.1 Programming

 Check Module and Carrier TRMs for proper HW configuration before you try any design.

Xilinx documentation for programming and debugging: [Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging](#)¹¹

6.1.1 Get prebuilt boot binaries

1. `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select Create and open delivery binary folder
Note: Folder (`<project folder>/_binaries_<Artikel Name>`) with subfolder (`boot_<app name>`) for different applications will be generated

6.1.2 QSPI

1. Connect JTAG and power on PCB
2. (if not done) Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guiemode.cmd" or open with "vivado_open_project_guiemode.cmd", if generated.
3. Type on Vivado Console: `TE::pr_program_flash`
Note: Alternative use SDK or setup Flash on Vivado manually
4. Reboot (if not done automatically)

6.1.3 SD

Not used on this Example.

6.1.4 JTAG

1. Connect JTAG and power on PCB
2. (if not done) Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guiemode.cmd" or open with "vivado_open_project_guiemode.cmd", if generated.
3. Open Vivado HW Manager
4. Program Bitfile

¹¹ <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftwareProgrammingandDebugging>

6.2 Usage


1. Prepare HW like described on section [Programming](#)(see page 13)
2. Connect UART USB (most cases same as JTAG)
3. Power On PCB (Do not restart, if you use Bitfile programming)
Note: FPGA Loads Bitfile from Flash

6.2.1 UART

1. Open Serial Console (e.g. putty)
 - a. Speed: 9600
 - b. COM Port: Win OS, see device manager, Linux OS see `dmesg |grep tty` (UART is *USB1)
2. Uart Console:
Hello TE0725 will run on endless loop.

7 System Design - Vivado

7.1 Block Design



7.2 Constrains

7.2.1 Basic module constrains

`_i_bitgen_common.xdc`

```

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property CFGBVS GND [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.M1PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M2PIN PULLNONE [current_design]

```

```
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]  
set_property BITSTREAM.CONFIG.USER_ACCESS_TIMESTAMP [current_design]
```

7.2.2 Design specific constrain

8 Software Design - Vitis

For SDK project creation, follow instructions from:

[Vitis](#)¹²

8.1 Application

8.1.1 Template location: ./sw_lib/sw_apps/

8.1.2 hello_te0725

Hello TE0725 is a Xilinx Hello World example as endless loop instead of one console output.

¹² <https://wiki.trenz-electronic.de/display/PD/Vitis>

9 Additional Software

No additional software is needed.

10 Appx. A: Change History and Legal Notices

10.1 Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.




Date	Document Revision	Authors	Description
 2020-04-20	v.9(see page 6)	 ¹³	<ul style="list-style-type: none"> • 2019.2 release • docu update
2019-11-19	v.8	John Hartfiel	<ul style="list-style-type: none"> • bugfix board part files
2018-08-16	v.6	John Hartfiel	<ul style="list-style-type: none"> • 2018.2 release
2018-06-05	v.5	John Hartfiel	<ul style="list-style-type: none"> • Typo correction UART Speed
2018-03-19	v.3	John Hartfiel	<ul style="list-style-type: none"> • 2017.4 release
	All	 ¹⁴	

Table 10: Document change history.

10.2 Legal Notices

10.3 Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

10.4 Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual

¹³ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

¹⁴ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

10.5 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

10.6 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

10.7 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

10.8 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

10.9 REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](http://guidance.echa.europa.eu/)¹⁵. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](https://echa.europa.eu/candidate-list-table)¹⁶ are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](http://www.echa.europa.eu/)¹⁷.

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

¹⁵ <http://guidance.echa.europa.eu/>

¹⁶ <https://echa.europa.eu/candidate-list-table>

¹⁷ <http://www.echa.europa.eu/>

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07